

## FEATURES

- Low  $R_{DS(ON)}$  to minimize conductive losses
- Low gate charge for fast power switching
- 100% UIS tested
- RoHS Compliant
- Halogen-Free according to IEC 61249-2-21

## APPLICATIONS

- BLDC Motor Control
- Battery Power Management
- DC-DC converter
- Secondary Synchronous Rectification



PRODUCT SUMMARY		
PARAMETER	VALUE	UNIT
$V_{DS}$	-60	V
$R_{DS(on)}$ (max)	$V_{GS} = -10V$	48
	$V_{GS} = -4.5V$	65
$Q_g$	$V_{GS} = -10V$	nC



**RoHS**  
COMPLIANT

**HALOGEN  
FREE**

**TO-252(DPAK)**



**Note:** MSL 3 (Moisture Sensitivity Level) per J-STD-020

ABSOLUTE MAXIMUM RATINGS ( $T_A = 25^\circ C$ unless otherwise noted)				
PARAMETER	SYMBOL	LIMIT	UNIT	
Drain-Source Voltage	$V_{DS}$	-60	V	
Gate-Source Voltage	$V_{GS}$	$\pm 20$	V	
Continuous Drain Current <sup>(Note 1)</sup>	$I_D$	-26	A	
$T_C = 100^\circ C$		-16		
Pulsed Drain Current	$I_{DM}$	-104	A	
Single Pulse Avalanche Current <sup>(Note 2)</sup>	$I_{AS}$	-7	A	
Single Pulse Avalanche Energy <sup>(Note 2)</sup>	$E_{AS}$	90.2	mJ	
Total Power Dissipation	$T_C = 25^\circ C$	$P_D$	60	W
Operating Junction and Storage Temperature Range		$T_J, T_{STG}$	-55 to +150	°C

## THERMAL RESISTANCE

PARAMETER	SYMBOL	MAXIMUM	UNIT
Thermal Resistance – Junction to Case	$R_{\Theta JC}$	2.1	°C/W
Thermal Resistance – Junction to Ambient	$R_{\Theta JA}$	62	°C/W

**Note:**  $R_{\Theta JA}$  is the sum of the junction-to-case and case-to-ambient thermal resistances. The case-thermal reference is defined at the solder mounting surface of the drain pins.  $R_{\Theta JA}$  is guaranteed by design while  $R_{\Theta CA}$  is determined by the user's board design.  $R_{\Theta JA}$  shown below for single device operation on FR-4 PCB with minimum recommended footprint in still air.

<b>ELECTRICAL CHARACTERISTICS</b> ( $T_A = 25^\circ\text{C}$ unless otherwise noted)						
<b>PARAMETER</b>	<b>CONDITIONS</b>	<b>SYMBOL</b>	<b>MIN</b>	<b>TYP</b>	<b>MAX</b>	<b>UNIT</b>
<b>Static</b>						
Drain-Source Breakdown Voltage	$V_{GS} = 0\text{V}, I_D = -250\mu\text{A}$	$BV_{DSS}$	-60	--	--	V
Gate Threshold Voltage	$V_{GS} = V_{DS}, I_D = -250\mu\text{A}$	$V_{GS(\text{TH})}$	-1.2	-1.5	-2.2	V
Gate-Source Leakage Current	$V_{GS} = \pm 20\text{V}, V_{DS} = 0\text{V}$	$I_{GSS}$	--	--	$\pm 100$	nA
Drain-Source Leakage Current	$V_{GS} = 0\text{V}, V_{DS} = -60\text{V}$	$I_{DSS}$	--	--	-1	$\mu\text{A}$
	$V_{GS} = 0\text{V}, V_{DS} = -48\text{V}$ $T_J = 125^\circ\text{C}$		--	--	-10	
Drain-Source On-State Resistance <small>(Note 3)</small>	$V_{GS} = -10\text{V}, I_D = -8\text{A}$	$R_{DS(\text{on})}$	--	40	48	$\text{m}\Omega$
	$V_{GS} = -4.5\text{V}, I_D = -4\text{A}$		--	51	65	
Forward Transconductance <small>(Note 3)</small>	$V_{DS} = -10\text{V}, I_D = -8\text{A}$	$g_{fs}$	--	19	--	S
<b>Dynamic</b>						
Total Gate Charge	$V_{GS} = -10\text{V}, V_{DS} = -30\text{V}$ $I_D = -8\text{A}$	$Q_g$	--	24	--	nC
Gate-Source Charge		$Q_{gs}$	--	3.9	--	
Gate-Drain Charge		$Q_{gd}$	--	4.8	--	
Input Capacitance	$V_{GS} = 0\text{V}, V_{DS} = -30\text{V},$ $f = 1.0\text{MHz}$	$C_{iss}$	--	1309	--	$\text{pF}$
Output Capacitance		$C_{oss}$	--	86	--	
Reverse Transfer Capacitance		$C_{rss}$	--	36	--	
<b>Switching</b> <small>(Note 4)</small>						
Turn-On Delay Time	$V_{GS} = -10\text{V}, V_{DS} = -30\text{V},$ $I_D = -1\text{A}, R_G = 6\Omega$	$t_{d(on)}$	--	6.6	--	$\text{nS}$
Rise Time		$t_r$	--	2.7	--	
Turn-Off Delay Time		$t_{d(off)}$	--	63	--	
Fall Time		$t_f$	--	32	--	
<b>Source-Drain Diode</b>						
Diode Forward Voltage <small>(Note 3)</small>	$V_{GS} = 0\text{V}, I_S = -1\text{A}$	$V_{SD}$	--	--	-1	V

**Notes:**







1. Limited by maximum junction temperature.
2.  $L = 3.68\text{mH}, V_{GS} = 10\text{V}, R_G = 25\Omega$ , Starting  $T_J = 25^\circ\text{C}$ .
3. Pulse test: Pulse Width  $\leq 300\mu\text{s}$ , duty cycle  $\leq 2\%$ .
4. Switching time is essentially independent of operating temperature.

**ORDERING INFORMATION**

<b>ORDERING CODE</b>	<b>PACKAGE</b>	<b>PACKING</b>
TSM480P06CP ROG	TO-252(DPAK)	2,500pcs / 13" Reel






## CHARACTERISTICS CURVES

( $T_A = 25^\circ\text{C}$  unless otherwise noted)





## CHARACTERISTICS CURVES

( $T_A = 25^\circ\text{C}$  unless otherwise noted)




## CHARACTERISTICS CURVES



( $T_A = 25^\circ\text{C}$  unless otherwise noted)



**Normalized gate threshold voltage vs Temperature**



**PACKAGE OUTLINE DIMENSIONS** (Unit: Millimeters)

**TO-252(DPAK)**

**SUGGESTED PAD LAYOUT** (Unit: Millimeters)

**MARKING DIAGRAM**


**Y** = Year Code  
**M** = Month Code  
 O =Jan P =Feb Q =Mar R =Apr  
 S =May T =Jun U =Jul V =Aug  
 W =Sep X =Oct Y =Nov Z =Dec  
**L** = Lot Code (1~9, A~Z)

## Notice

Specifications of the products displayed herein are subject to change without notice. TSC or anyone on its behalf, assumes no responsibility or liability for any errors or inaccuracies.

Purchasers are solely responsible for the choice, selection, and use of TSC products and TSC assumes no liability for application assistance or the design of Purchasers' products.

Information contained herein is intended to provide a product description only. No license, express or implied, to any intellectual property rights is granted by this document. Except as provided in TSC's terms and conditions of sale for such products, TSC assumes no liability whatsoever, and disclaims any express or implied warranty, relating to sale and/or use of TSC products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright, or other intellectual property right.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications. Customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify TSC for any damages resulting from such improper use or sale.